

PREPARED BY: _____ DATE _____	<h1>SHARP</h1> <p>ELECTRONIC COMPONENTS GROUP</p> <p>SHARP CORPORATION</p> <h2>SPECIFICATION</h2>	SPEC No. LC63342
APPROVED BY: _____ DATE _____		FILE No. _____
		ISSUE Mar. 16, 1988
		PAGE 14 Pages
		REPRESENTATIVE DIVISION
		<input type="checkbox"/> IC DIV. <input type="checkbox"/> SEMICONDUCTOR APPLICATION DIV. <input checked="" type="checkbox"/> LCD DIV. <input type="checkbox"/> ELECTRONIC COMPONENTS DIV. <input type="checkbox"/>

DEVICE SPECIFICATION FOR

Dot Matrix LCD Unit  
 (40-character/2-line Display  
 STHC gray type)

MODEL No. LM40A21

CUSTOMER'S APPROVAL

DATE \_\_\_\_\_

BY \_\_\_\_\_

PRESENTED BY H. Nakajima

H. Nakajima  
 Department General Manager  
 Engineering Department  
 LCD Division  
 ELECOM Group  
 SHARP CORPORATION

**SHARP**LM40A211. Overview

The **LM40A21**, dot-matrix LCD unit consists of a 5 x 7-dot 40-character 2-line dot-matrix LCD panel, LCD driver and controller LSI fabricated on a single PCB. Incorporating mask ROM-based character generator and display **dataRAM** in the controller LSI, the unit can efficiently display the desired characters under microprocessor control.

(Features)

- (1) The LCD of the unit is **STHC(Super Twisted High Contrast) gray type**.
- (2) Low power consumption with the dot-matrix LCD panel and **CMOS 1.S1**.
- (3) Thin, lightweight design permits easy installation in a variety of **equipment** .
- (4) Allowing for being connected at general-purpose CMOS signa level, **the unit** can be easily interfaced to a microprocessor with common **4-bit and 8-bit** parallel inputs and outputs.
- (5) Built-in character generator ROM and RAM, and display data RAM:
  - Character generator **ROM**
    - 160 different 5 x 7 dot-matrix character patterns
    - (Alphanumeric and symbols)
  - Character generator **RAM**
    - 8 different user programmed 5 x 7 dot-matrix patterns
  - Display data **RAM**
    - 80 x 8 bits
- (6) **Numerous instructions**
  - Display clear, Cursor home, Display ON/OFF, Cursor ON/OFF, Blink character, Cursor shift, Display shift**
- (7) Built-in reset circuit is triggered at power ON.
  - (For the operating conditions, refer to the separate **user's manual** "Dot-Matrix LCD Units with built-in control lers".)
- (8) The unit operates from a single 5V power supply.

\* As to the **packing**, refer to the separate "COMMON PACKING SPECIFICATION FOR LM40255 series".

**SHARP****2. Construction and Outline**

Construction : 5 x 7 dots + cursor, 40-character **2-line** dot-matrix display unit

Outline : See Fig. 7.

Interface signals : See Table 5.

Character pattern details : See Fig. 7.

Character codes : See Table 8.

There **shall** be no scratches, stains, chips, distortions and other external drawbacks that **may** affect the display function.

**Rejection** criteria shall be noted in **Inspection Standard ( s-u- 009 )**.

**3. Mechanical Specifications**Table I

Parameter	Specification	Unit
Outline dimensions	<b>182 (W)</b> X 33.5(H) X11 MAX(D)	mm
Effective display area	154.4(W) X 15.8(H)	mm
Display format	40 characters X 2 lines	
Character <b>format</b>	5 X 7 dots with cursor	
Character size	3.2(W) X 4.85 (H) (5 X 7 dots)	□ □
Dot size	<b>0.6 (W)</b> X 0.65(H)	mm
Dot spacing	0.05	□ □
Character color *	Dark blue	
Background color*	Gray	
Weight	Approx. 70	<b>g</b>

\* Due to the characteristics of the LC Material, the **colors** vary with environmental temperature.

**SHARP**

4. Electrical Specifications

4.1 Absolute maximum ratings

Table 2

Parameter	Symbol	Min.	Max.	Unit	Remark
Supply <b>voltage (Logic)</b>	$V_{DD} - V_{SS}$	-0.3	+6.5	v	
Supply <b>voltage (LCD drive)</b>	$V_O - V_{SS}$	0	+6.5	v	$V_{DD} > V_O$
Input voltage	$V_{IN}$	-0.3	$V_{DD} + 0.3$	v	
<b>Storage</b> temperature	Tstg	-25	+70	“C	
<b>Operating</b> temperature	Topr	0	+50	“C	

4.2 Electrical characteristics

Table 3

(Ta = 25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition	
Supply <b>voltage (Logic)</b>	$V_{DD} - V_{SS}$	4.75	5.0	5.25	v		
Supply <b>voltage (LCD drive)</b>	$V_O - V_{SS}$		0.5		v	$V_{DD} = 5.0V$	
Input voltage	“ L ”	$V_{IL}$	-0.3	-	0.6	V	
	“ 1 f ”	$V_{IH}$	2.2	-	$V_{DD}$	v	
Output voltage	“ L ”	$V_{OL}$			0.4	v	$I_{OL} = 1.2mA$
	“ H ”	$V_{OH}$	2.4	-	-	v	$-I_{OH} = 0.205mA$
Input leakage current	$I_{IL}$			1	$\mu A$		
Internal oscillating frequency	fosc		160		KHz		
Supply current	$I_{DD}$		2.4	3.5	$\mu A$	$V_{DD} = 5V$	
Power dissipation	Pd		12	17.5	mW	$V_O = 0V$	

**SHARP**

## 4.3 Timing characteristics

Table 4

 $V_{DD}=5.0V \pm 5\%$  $T_a = 0 \sim 50^\circ C$ 

Parameter	Symbol	Min.	Typ.	Max.	Unit
Enable cycle time	$t_{cycE}$	1000	-	-	ns
Enable pulse width	$PW_{EH}$	450	-	-	ns
Enable rise/fall time	$t_{Er}, t_{Ef}$			25	ns
RS, R/W setup time	$t_{AS}$	140	-	-	ns
Address hold time	$t_{AH}$	10	-	-	ns
Data setup time	$t_{DSW}$	195	-	-	ns
Data delay time	$t_{DDR}$			320	ns
Data hold time (write)	$t_H$	10	-		ns
Data hold time (read)	$t_{DHR}$	20	-	-	ns

Timing chart: See Fig. 1.

## 4.4 Interface signals

Table 5

Pin No.	Symbol	Description	Connection
1	$V_{SS}$	Ground potential	GND : OV
2	$V_{DD}$	Power supply	+5V
3	$V_0$	Contrast adjustment voltage	Adjust the contrast by changing the supply voltage from OV to 5V.
4	RS	Register select signal	Control signal inputs (For details, see section 6 and 7.)
5	R/W	Read/write select signal	
6	E	Operation (data read/write enable signal)	
7	$DB_0$	Code I/O data LSB	Data bus line · $DB_7$ may also be used to check the busy flag. · Lines $DB_0 \sim DB_3$ are not used when interfacing with a 4-bit microprocessor. (For details, see section 6 and 7.)
8	$DB_1$	Code I/O data 2nd bit	
9	$DB_2$	Code I/O data 3rd bit	
10	$DB_3$	Code I/O data 4th bit	
11	$DB_4$	Code I/O data 5th bit	
12	$DB_5$	Code I/O data 6th bit	
13	$DB_6$	Code I/O data 7th bit	
14	$DB_7$	Code I/O data HSB	



**SHARP**Write OperationRead Operation

Fig. 1 Timing Chart

**SHARP**


5. Optical Characteristics

Table b shows the optical characteristics when LCD drive voltage is adjusted to the maximum contrast in  $\theta = 0^\circ$ .

**Table b** (Ta=25°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark	
Viewing angle range	$\theta_2 - \theta_1$	$\phi = 0^\circ$ $C_0 \geq 2.0$	60	-	-	dgr.	Note 1	
	$\theta_1$	$\theta_1 < \theta_2$ $C_0 = 2.0$	-	-	-25	dgr.	Note 1	
	$\theta_2$		25	-	-			
	Viewing angle range	$\theta_2 - \theta_1$	$\phi = 45^\circ$ $C_0 \geq 2.0$	60	-	-	dgr.	Note 1
		$\theta_1$	$\theta_1 < \theta_2$ $C_0 = 2.0$	-	-	-25	dgr.	Note 1
		$\theta_2$		25	-	-		
Contrast ratio	$C_0$	$\theta = 0^\circ, \phi = 0^\circ$	3.0	5.0	-		Note 2	
Response time	Rise	$t_r$	-	150	250	ms	Note 3	
	Decay	$t_d$	-	150	250	ms	Note 3	

Note 1) The viewing angle range is defined as shown below.



\* Angles  $\theta_1, \theta_2$  and  $\phi$  shall fall within the range over which the displayed character can be read.

Fig.2 Definition of viewing angle

**SHARP**

Note 2) Contrast ratio is defined as follows:

When input signal is applied to the unit to select (turn on) the LCD dots (pixels) to be measured in the optical characteristics test method as defined in Fig. 3.

$$\text{Contrast ratio} = \frac{\text{Photodetector output voltage with non-select waveform being applied}}{\text{Photodetector output voltage with select waveform being applied}}$$

Measurement wave length  $\lambda = 580 \text{ nm}$

Note 3) When input signal for selecting or non-selecting the dots to be measured are applied using the optical characteristics test method shown in Fig. 3. The response characteristics of the photo-detector output are measured as shown in Fig. 4.



**SHARP**




Fig. 3 Optical Characteristics Test Method




Fig. 4 "Definition of Response Time"

**SHARP**b. Pin Description1)  $V_{DD}$  and  $V_{SS}$  Pins

$V_{DD}$  and  $V_{SS}$  pins are for power supply.  $V_{SS}$  pin is grounded, and  $V_{DD}$  pin is supplied with +5V. Each voltage necessary to drive LCD is generated in the unit.

## 2) RS Pin

The controller LSI contains two 8-bit registers; instructions register (IR) and data register (DR).

RS pin selects these registers. IR serves to store instruction codes for display clear, shift, etc. and address information for display data RAM (DDRAM), character generator RAM (CGRAM); DR serves to temporarily store data to be written into DDRAM and CGRAM.

"0": Instruction register (write)  
Busy flag register; address counter (read)

"1": Data register (read/write)

## 3) R/W Pin

Read or write selection signal pin.

"0": Write

"1": Read

## 4) E Pin

Data read or write operation enable signal pin.

5)  $DB_0 \sim DB_7$  Pins

Tri-state bidirectional data bus pins. The bus allows data to be transmitted to or received from the external circuit.  $DB_7$  serves also as busy flag output. When the unit is interfaced to a microcomputer with 4-bit parallel outputs,  $DB_0 \sim DB_3$  pins are not used.

6)  $V_0$  Pin

Viewing angle is varied and contrast is adjusted by changing input voltage between +5V ~ 0V by applying bias voltage to the LCD driver.

7. Instruction Set

Table 7

Instruction	Code										Function
	RS	R/W	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>	
Display clear	0	0	0	0	0	0	0	0	0	1	Clear entire display ● rea, restore display from shift, ● nd load ● ddreaa counter with <b>DD RAM ● ddresa 00H</b> .
Display/cursor home	0	0	0	0	0	0	0	0	1	*	Restore display from <b>shift ● nd load ● ddreee counter with DD RAM ● ddresa 00H</b> .
Entry ● ode set	0	0	0	0	0	0	0	1	I/D	S	Specify cursor advance direction ● nd displayshift rode. This operation takes place ● fter ● ach data transfer.
Display ON/OFF	0	0	0	0	0	0	1	D	C	B	Specify ● ctivation of display (D), cursor (C), and blinking of character at cursor position (B).
Display/cursor shift	0	0	0	0	0	1	S/C	R/L	●	●	Shift dieplay or <b>move cursor</b> .
Function set	0	0	0	0	1	DL	1	0	*	*	Set interface data length (DL).
CG RAM address set	0	0	0	1	ACG					Load the ● ddreaa counter with a <b>CC RAM ● ddresa</b> . Subsequent data is <b>CC RAM</b> data.	
DD RAM ● ddress eet	0	0	1	ADD					Load the address counter with ● <b>DD RAM ● ddresa</b> . Subsequent data is <b>DD RAM</b> data.		
Busy flag/address counter read	0	1	BF	AC					Read <b>busy flag (BF)</b> and <b>contents</b> of ● ddrese counter (AC).		
CG RAM/DD RAM data write	1	0	Write data					Write data to <b>CG RAM</b> or <b>DD RAM</b> .			
CG RAM/DD RAM data read	1	1	Read data					Read <b>data</b> from <b>CG RAM</b> or <b>DD RAM</b> .			

I/D = 1: Increment,  
 S = 1: Shift display,  
 D = 1: Display ON,  
 c = 1: Cursor ON,  
 B = 1: Character at cursor position blinks.

I/D = 0: Decrement  
 s = 0: Freeze display  
 D = 0: Display OFF  
 c = 0: Cursor OFF  
 B = 0: Character ● t cursor position unblinks

S/C = 1: Shift display,      Sic = 0: Move cursor  
 R/L = 1: Shift right,      R/L = 0: Shift left  
 DL = 1: 8-bit,      DL = 0: 4-bit  
 BF = 1: During interns operation,      BF = 0: End of internal operation

**SHARP**




Fig.5 Block Diagram

**SHARP**




Fig. 6 Display Address (When the display is not shifted)

Table 8 Input Code vs. Character Pattern

*2 \ *1 4bit \ 1bit	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
XXXX0000	CG RAM (1)		E	A	F	F				Q	E	Q	*
XXXX0001	(2)	!	I	H	Q	A	4	n	T	F	Q	Q	*
XXXX0010	(3)	"	Z	B	B	F	T	T	W	W	*	E	E
XXXX0011	(4)	#	S	S	C	A	J	Q	T	E	E	E	E
XXXX0100	(5)	\$	A	O	T	A	T	.	T	T	T	*	Q
XXXX0101	(6)	%	S	E	O	A	U	.	A	T	T	Q	Q
XXXX0110	(7)	&	E	F	U	F	U	F	n	Q	Q	*	E
XXXX0111	(8)	'	T	G	U	A	W	F	T	Q	Q	*	T
XXXX1000	(1)	(	C	H	H	A	X	A	Q	T	U	T	Q
XXXX1001	(2)	)	A	I	V	I	W	S	T	U	U	*	*
XXXX1010	(3)	*	#	T	Z	Z	Z	T	T	T	U	*	T
XXXX1011	(4)	+	#	K	K	K	A	T	T	H	Q	Q	T
XXXX1100	(5)	,	C	L	T	I	I	T	E	T	Q	Q	T
XXXX1101	(6)	-	=	T	I	M	T	A	Z	Q	Q	T	T
XXXX1110	(7)	.	Z	N	N	N	+	A	T	T	Q	T	T
XXXX1111	(8)	/	Z	O	Q	+	W	U	U	Q	Q	*	*

Note 1. CG RAM is character generator RAM in which user-definable character patterns are stored.


Note 2. X mark: prohibition of input

\*1 High-order \*2 Low-order



行号 NO	名称 NAME	記号 SYMBOL	コード CODE	部材 PIECES	材質 MATERIAL	仕上 FINISH	備考 NOTE	担当 DESIGNER	設計通報 DRAWING INFO	連絡書 INFORMATION
									1/1 新設・変更・書換 NEW CHANGE REPLACE	図面 DRAWING

Fig. 7 Unit Outline Dimensions and Pin Connections



PIN No.	Sig.
1	V <sub>SS</sub>
2	V <sub>DD</sub>
3	V <sub>0</sub>
4	RS
5	R/W
6	E
7	DB <sub>0</sub>
8	DB <sub>1</sub>
9	DB <sub>2</sub>
10	DB <sub>3</sub>
11	DB <sub>4</sub>
12	DB <sub>5</sub>
13	DB <sub>6</sub>
14	DB <sub>7</sub>

Note 1. Bezel plated by white-zinc.

呼び寸法区分	精	番	△19 . .							名称 NAME	Outline Dimensions and Pin Connections
1以上 4以下	±0.05	±0.10	△19 . .							LM40A21	
4をこえ 16以下	±0.07	±0.15	年月日 DATE	訂正記事 REVISE	設計No. DESIGN NO.	担当 SIGN	運用機種 MODEL	員数 NUMBER		アッセン ASSEMBLY	
16をこえ 63以下	±0.10	±0.25	材	質	板厚 THICKNESS	仕上 FINISH	上	R	度	部品コード PARTS CODE	
63をこえ 120以下	±0.15	±0.35						1	1	図番 DRAWING No.	01D40A21-3d/10
120をこえ 250以下	±0.20	±0.50	設計 DESIGN	写図 TRACE	検図 CHECK	検図 CHECK	承認 APPROVE	シャープ株式会社 SHARP CORPORATION		日付 DATE	1987.12.22
250をこえ 400以下	±0.25	±0.65							発行部門 ISSUING DEPT.		
400~	±0.30	±0.80							LCD Division		
指示なき寸法公差は UNSPECIFIED TOL TO BE	とする とする										
プレス曲げ角度許容差 (度)											
曲げ角度区分	精	番									
直角曲げ	±0.5	±1.0									
その他の曲げ	±0.7	±1.5									
様式総 60-A3											